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ABSTRACT

Multi-Chip Power Module (MCPM) designs are widely used in the area of power
electronics to control multiple power semiconductor devices in a single package. The work
described in this thesis is part of a larger ongoing project aimed at designing and implementing a
computer aided drafting tool to assist in analysis and optimization of MCPM designs. This thesis
work adds to the software tool the ability to export an electrical parasitic model of a power
module layout into a SPICE format that can be run through an external SPICE circuit simulator.
The code was implemented in python using NetworkX graphs to build parasitic circuit
models and then write a netlist that can be interpreted by SPICE. Upon completion of the code,
sample layouts were exported to netlists and run through circuit simulations using Synopsys®
HSpice. An example simulation result is shown in this thesis and compared to an ideal case and a
high parasitic case.
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1. INTRODUCTION
Power semiconductor devices are the driving force behind today’s high-performance
power electronics systems, and they play an integral role in alternative energy systems such as
electric vehicles, wind power, and solar power. To source large loads, multiple power
semiconductor devices are often put on a Multi-Chip Power Module (MPMC), like the one
pictured in Fig. 1 below, to greatly reduce the electrical parasitics of connections between the
devices by bundling them together in a single compact package [1].

Fig. 1. Multi-chip power module (R&D 100 award-winning design by UA and APEI).

The work described in this thesis is part of an ongoing Power Module Layout Synthesis
Tool project led by Dr. Alan Mantooth and sponsored by the National Science Foundation’s
GRid-connected Advanced Power Electronic Systems (GRAPES) Research Center. This parent
project is aimed at designing and implementing a computer aided drafting tool to assist in
analysis and optimization of the power stage of MCPM designs.
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Currently, designing MCPMs requires an experienced designer with a strong
understanding of numerous design considerations. The designer must go through a large number
of design iterations, modeling each design individually for thermal, electrical, and mechanical
performance and checking that each design meets predefined specifications and follows all
packaging design rules. This is a very long and tedious process that can result in a good design,
but seldom an optimal design.
This layout synthesis tool, currently known as PowerSynth, aims to eliminate the
designer’s iterative process by utilizing fast mathematical models and multi-objective
optimization algorithms to find layout designs that simultaneously reduce electrical and thermal
issues within the module. The software provides MCPM designers with a Pareto front of optimal
layouts and their associated trade-offs so that the designer can intelligently pick a layout design
from the solution set that best meets their desired specifications.

Fig. 2. PowerSynth solution browser displays Pareto front of optimal layout solutions.
2

Fig. 2 on the previous page shows an example of a Pareto front produced by the layout
tool that contains various layout designs fitting the optimal curve of three electrical and thermal
design objectives that were chosen for this particular example. This solution browser allows the
MCPM designer to visualize trends in multidimensional sets of solutions to find electrical and
thermal tradeoffs that work best for their design. For example, in Fig. 2, a designer might pick a
solution from the left side of the Pareto front to reduce their loop inductance between the module
terminals, but in doing so, they are sacrificing thermal performance from the module. Vice versa,
choosing a layout from the right side of the Pareto front would reduce the maximum temperature
of the module, but also increase internal inductive parasitics.
The work described in this thesis develops a methodology for exporting MCPM layout
solutions with approximated electrical parasitics from the tool to a SPICE format so that
programs like HSpice can provide simulations beyond what this layout tool is designed for. This
will provide MCPM designers better behavior models of layouts previous to fabrication.
There are a total of five major sections in this thesis including this introduction. Section 2
will give a brief background on the architecture of power modules, electrical parasitic modeling,
and interfacing to SPICE through netlists. Section 3 will describe the methodology and
algorithms devised to generate a parasitic model in SPICE format. Section 4 will show the results
of a simulation of a generated model run through HSpice and compare it with similar module
designs. Section 5 will conclude the thesis and discuss possible areas of future work. As an
additional resource to this work, Appendix A will contain a sample output file generated from
the code.
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2. BACKGROUND
2.1 Power Module Layout and Structure
Power modules are heavily used in the area of power electronics for conversion and
control of electric power. Fig. 3 below illustrates a topological layout of a half-bridge power
module that consists of two switching positions. This configuration can be used for controlling
power to a load, or, when paired with a second half bridge, can even be used as a DC-DC or DCAC converter. In this particular layout, each switching position consists of six parallel power
MOSFETs which allows for more current to through this module than a similar module with
only one MOSFET at each switching position. A DC source would be applied across the positive
and negative terminals, and a signal voltage could then be applied to either gate terminal to turn
on and off each switching position.

POS (+) TERMININAL

NEG (-) TERMINAL

DRAIN TRACE 1

SOURCE TRACE 2

GATE
TERMINAL 2

GATE
TRACE 1

GATE
TRACE 2

POWER
MOSFET

BOND
WIRES

GATE
TERMINAL 1

SOURCE
TRACE 1

DRAIN
TRACE 2

OUTPUT TERMINAL

Fig. 3. Half-Bridge power module topographical layout.
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Power modules are built in layers called a stack, and the arrangement of layers can vary
from design to design. For the purposes of this thesis, a very general module stack, shown below
in Fig. 4, will be used.

BOND WIRES

DIE
DIE ATTACH

LEAD
SUBSTRATE
ATTACH

SUBSTRATE
METAL
TRACE
CERAMIC
ISOLATION

BASE PLATE

BOTTOM
METAL
LAYER

Fig. 4. Module stack (exploded view).

This stack consists of a base plate at the bottom, a substrate in the center, and die and
leads sitting on top. The substrate is attached to the base plate with a substrate attach adhesive
and consists of three layers itself. A solid metal bottom layer attaches to the base plate, a ceramic
isolation layer sits on top of that, and finally the traces that route power around the module sit on
the isolation layer. On top of the traces are power devices, called die, attached with a layer of die
attach adhesive. As most power devices are vertical in their structure, the die usually have a
terminal on their underside which creates a contact with the trace on which they sit. Bond wires
attach to terminals on top of each die and create connections other pieces of trace in the module
topology. Leads also sit atop the traces of the substrate and serve as terminals for external
electrical connections to the module.
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2.2 Electrical Parasitic Modeling
Electrical parasitics in a power module can create unwanted, and sometimes unavoidable,
electrical behaviors. These parasitics can cause switching losses, voltage transients, large peak
voltages, and electromagnetic interferences (EMI) that create stress on the devices and can even
cause device failure [1]–[3].
By packaging multiple power devices together in one module, the electrical parasitics
between devices are greatly reduced, but not eliminated, and are still a major consideration when
designing power module layouts [1]. In a tool like PowerSynth, where an optimization algorithm
analyzes numerous iterations of layout designs, it is important that said tool be capable of
analyzing parasitics at an extremely fast rate. For that reason, conventional methods like the
finite element method (FEM), the finite difference method (FDM), and the boundary element
method (BEM), which are computationally expensive and time consuming, are not

viable

options for PowerSynth [1]. Instead, fast mathematical models developed in [1] were
implemented by Zihao Gong, MSEE, and Brett Shook, MSEE canidate, for parasitic
approximations within PowerSynth.
There are three basic kinds of electrical parasitics present in the traces and bond wires of
a power module: resistance, inductance, and capacitance [1], [2]. These parasitics can be
modeled for each trace and bond wire as a wire delay model like the two shown below in Fig. 5.
Both the π-model, Fig. 5(a), and the L-model, Fig. 5(b), work well to model parasitics within the
electrical conductors of a power module, but the slight difference in capacitive modeling gives
each its own advantage in a parasitic model. The π-model is slightly more accurate at modeling
parasitics because it distributes capacitance more evenly across the trace [4]. However, in
instances in which there is a possibility that an ideal DC voltage source could be attached
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directly to one of the ideal capacitors in the π-model, it is appropriate to use an L-model to move
the ideal capacitance away from the voltage source. This is because since the current through a
capacitor is directly proportional to the derivative of the voltage across the capacitor, circuit
simulators often have a hard time modeling the capacitor current when the ideal DC source
changes voltage instantaneously.

TRACE

R

L

C/2

TRACE

LEAD

R

L

C/2

C

BODY

(a) π-model

TRACE

BODY

(b) L-model

Fig. 5. Wire delay models for modeling electrical parasitics.

2.3 HSpice and Netlists
SPICE (Simulation Program with Integrated Circuit Emphasis) is an open source circuit
simulation software tool that was developed in the early 1970’s at the University of California,
Berkeley. SPICE is intended to simulate the behavior of signal generators, measurement
equipment (e.g. multimeters, oscilloscopes, etc.), passive elements (e.g. resistors, capacitors,
inductors), and active devices (e.g. diodes, transistors, etc.) in a circuit to give designers a costeffective means of confirming a circuit’s intended operation before investing time and money
into physically fabricating the circuit. Although there are other computer-aided circuit simulators
in the market, SPICE is the most widely used and has become the industry standard on which
most commercial circuit simulators are based [5].
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When it was first developed, SPICE was limited to mainframe computers due to its
processor intensive calculations. However, with the advancement of personal computer systems
in the 1980’s, many versions of SPICE became available that allow for SPICE circuit
simulations on an average desktop computer [5]. In this research, a commercial version of SPICE
from Synopsys®, called HSpice, was used for all circuit simulations because of its high
reputation for accurate simulations and ability to incorporate custom models of power devices
though the Verilog-A modeling interface.
SPICE reads in circuit descriptions, analysis descriptions, and output requests from a text
file called a netlist. The netlist describes a circuit by listing each component with its respective
value, connection nodes, and any additional required parameters [6]. For example:

V1

0001

0

10V

R1

0001

0002

C1

0002

0

10kOhm

50uF

describes a 10 V DC source connected across a 10 kΩ resistor in series with a 50 µF capacitor
where 0001 and 0002 are connection nodes and 0 is the circuit ground node.
Newer versions of SPICE can also contain custom components accompanied by a device
model that describes the analog behavior and characteristics of the component. Today, Verilog-A
is the industry standard modeling language for these component models. Being able to
incorporate device models for specific components allows for more accurate simulations and
results [6]. To create a SPICE component from a Verilog-A model, you must have the Verilog-A

8

file in the same directory as your netlist, and include the file with a .vdl “file.va”
statement at the top of your netlist. Then a device can be created using the syntax:

X[name]

[terminals]

[module name]

Where [name] is a unique identifier of the device, [terminals] is a list of nodes, separated
by spaces, that connect to the corresponding terminals within the Verilog-A file, and [module
name] is the name of the module in the Verilog-A model.
Similar to Verilog-A models that provide custom external device models, SPICE allows
the declarations of subcircuits. Subcircuits are a separate and isolated netlist of SPICE
components and devices that can connect to a main circuit through terminals. Like Verilog-A
models, multiple instances of a subcircuit can be implemented within the main circuit netlist [5].
For example:

.SUBCKT

myCircuit

0001

R1

0001

0002

10kOhm

C1

0002

0003

50uF

.ENDS

0003

myCircuit

V1

0004

0

10V

X1

0004

0

myCircuit

X2

0004

0

myCircuit
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connects a voltage source across two parallel legs of a series resistor and capacitor.
After a full circuit has been defined, different types of circuit analysis can be declared in
a netlist. For example:

.tran 100u 50m

instructs SPICE to run a transient analysis on the circuit from 0 s to 50 ms with a 100 µs time
step.
Finally, the netlist includes output requests from the user. For example:

.print

TRAN

V(0001,0002)

I(R1)

requests that SPICE return the voltage difference between nodes 0001 and 0002 and the
current through resistor R1 at every time step of the transient analysis. When SPICE is run, it
will read in the netlist to obtain all information about the circuit and analysis requests [6].

3. APPROACH AND IMPLEMENTATION
3.1 Research Approach
The electrical parasitic extraction discussed in Section 2.2 produces a topological
network of all current conducting paths through the power module and the electrical parasitics
associated with each trace and bond wire along these paths. The network structure was
implemented using NetworkX, a python library for creating and manipulating network graphs
[7].
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Fig. 6. Half-Bridge power module layout solution with electrical parasitic network.

The network graph, shown overlaid on the half-bridge layout in Fig. 6, consists of nodes
(red circles) and edges (connecting lines) that hold information about devices, leads, and
electrical parasitics. Each node represents either a lead, a device, or a connection between two
points in the trace mesh. Device nodes hold extra information in an attached attribute dictionary
regarding their type and containing a Verilog-A file that can describe their electrical and thermal
behaviors to SPICE. Each edge in the network represents a trace or bond wire and also has an
attribute dictionary that contains a parasitic resistance, inductance, and capacitance obtained
from the parasitic extraction methods discussed in Section 2.2.
The work performed for this thesis takes this graph as an input, extracts all electrical
parasitics from the network structure, creates a circuit approximation network of the module with
parasitics, and then exports this new graph into a format that can be interpreted by SPICE for
external simulations.
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3.2 Generating NetworkX Graph For SPICE Export
3.2.1 Reading Electrical Parasitic Network
The first step of the process is to retrieve the electrical parasitic network from the layout
solution to be used as a template for a new NetworkX graph that holds each SPICE component
for the power module. Each node from the original graph is copied over to a new graph and
appended with the letter ‘N’ for reasons later discussed in Section 3.2.2. Each edge from the
original graph is saved in a list but not copied to the new graph. This list is used later in Section
3.2.3 to create wire delay models which add appropriate electrical parasitics to each conducting
path.

3.2.2 NetworkX Nodes versus. SPICE Nodes
Before diving too deep into NetworkX graphs and SPICE interfacing, it is worth
cautioning here that there is a difference between what SPICE calls “nodes” and what “nodes”
are in a NetworkX graph. A node in SPICE is a point of connection between two or more
electrical components or devices. Nodes in NetworkX graphs, however, can represent a number
of different things as previously mentioned. Some of the nodes in the original NetworkX graph
serve as connection points like SPICE nodes, however, some of the NetworkX nodes serve as
devices or leads and contain extra information. In order to create an accurately connected netlist
of components for SPICE, the generated NetworkX graph must have a SPICE-like “connection
node” between each component that will map directly to a SPICE node in the netlist.
For that reason, when wire delay models and devices are created in the next two sections,
it will be necessary at times to insert nodes in the NetworkX graph that will act as connection
nodes. Each node in a NetworkX graph (and in a SPICE netlist) must have an identifying name

12

unique to all other nodes in the network; otherwise connections can accidentally be made
between parts of the network that are not intentionally connected. Thus, a naming convention
had to be devised that would ensure that no two distinct nodes in the network can ever acquire
the same name.
The algorithm conceived to ensure the unique identity of each node embeds spatial
information in each node name. Because no two nodes will ever share the same location in space,
no two nodes can ever share the same name. Rather than embedding absolute positions of each
node, which requires extra calculations, relative spatial information can easily be imbedded in
each added node by including the name of each of its neighbors as described below.

(a)

(b)
Fig. 7. NetworkX inserted node.

Fig. 7(a) shows two connected nodes, ‘N1’ and ‘N2’. When creating a new node on the
edge between them in Fig. 7(b), the node obtains the name ‘N1N2’. Since basic graphs in
NetworkX cannot contain multiple edges that connect the exact same two nodes, no other node
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in the network can also share this name. If another node was then inserted in-between the new
node, ‘N1N2’, and node ‘N2’, its name would now be ‘N1N2N2’, and so forth.
As mentioned in the previous section, the ‘N’ added to the beginning of each node serves
a purpose in uniquely naming new nodes. This naming algorithm could potentially produce
undesired results if each node was solely identified by a number because combining two
numbers produces a third number that has the possibility of also showing up in the network.
Following the example above, if a new node was to be inserted in-between the two nodes now
named ‘1’ and ‘2’, the new node would obtain a name ‘12’. But if the network has at least twelve
nodes in it already, then node ‘12’ (one-two) and node ‘12’ (twelve) are now the same node, and
an unwanted connection is created to some unknown point in the network. The addition of the
unique starting character ‘N’ to each node keeps this issue from arising.
Before translating these nodes from the NetworkX graph to the SPICE netlist, they will
go through one additional name transformation that will be discussed later in Section 3.3.

3.2.3 Creating Wire Delay Models
Traces and bond wires within the circuit are represented in the NetworkX domain by the
list of edges that was saved from the original electrical parasitic graph in Section 3.2.1. Each
trace and bond wire has a resistance, inductance, and capacitance associated with it based on its
size, shape, and material properties as discussed previously in Section 2.2. From this, wire delay
models are dynamically generated for each trace and bond wire to portray the associated
electrical parasitics within each conductor in the layout design. The algorithms below describe
the process of creating the wire delay models for each edge.
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First, each edge is analyzed to determine the appropriate model:

FOR EACH edge IN list_of_edges:
IF (left_node is a lead) THEN
Build_L_Model (lead_node = left_node)
ELSE IF (right_node is a lead) THEN
Build_L_Model (lead_node = right_node)
ELSE
Build_Pi_Model ()
ENDIF
ENDFOR

To build an L-model:

FUNCTION Build_L_Model (lead_node, non_lead_node):
Insert a new NetworkX node for SPICE connections between...
lead_node and non_lead_node (call it “middle_node”)
IF (non_lead_node is a device) THEN
Insert a new NetworkX node beside it for SPICE connections
Connect new node to device node with NetworkX edges of ...
the same edge type as original (trace, bondwire)
Now call this node “non_lead_node”
ENDIF
Add a resistor as a NetworkX node between lead_node and ...
middle_node and connect nodes with NetworkX edges
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Connect SPICE resistor object to NetworkX resistor node
Add an inductor as a NetworkX node between middle_node and ...
non_lead_node and connect nodes with NetworkX edges
Connect SPICE inductor object to NetworkX inductor node
Add a capacitor as a NetworkX node between non_lead_node and ...
body_node and connect nodes with NetworkX edges
Connect SPICE capacitor object to NetworkX capacitor node
ENDFUNCTION

To build a Pi-model:

FUNCTION Build_Pi_Model ():
Read left_node and right_node from edge properties
Insert a new NetworkX node for SPICE connections between the ...
two nodes (call it “middle_node”)
FOR BOTH (left_node AND right_node):
IF (node is a device) THEN
Insert a new NetworkX node beside it for ...
SPICE connections
Connect new node and node with NetworkX edges of ...
the same edge type (trace, bondwire)
Now call it “left_node” or “right_node” respectively
ENDIF
ENDFOR
Add a resistor as a NetworkX node between left_node and ...
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middle_node and connect nodes with NetworkX edges
Connect SPICE resistor object to NetworkX resistor node
Add an inductor as a NetworkX node between middle_node ...
and right_node and connect nodes with NetworkX edges
Connect SPICE inductor object to NetworkX inductor node
Divide edge capacitance by 2.0 for the two capacitors
Add a capacitor as a NetworkX node between left_node and ...
body_node and connect nodes with NetworkX edges
Connect SPICE capacitor object to NetworkX capacitor node
Add a capacitor as a NetworkX node between right_node and ...
body_node and connect nodes with NetworkX edges
Connect SPICE capacitor object to NetworkX capacitor node
ENDFUNCTION

As mentioned in the previous pseudo code, each resistor, inductor, and capacitor
NetworkX node obtains a respective SPICE object. This SPICE object contains a string of the
SPICE component description that will be added to the netlist later in Section 3.3. Similar SPICE
objects will be constructed for the NetworkX device nodes in the next section.
Fig. 8 below shows a graphical representation of a simple network that consists of a
single MOSFET with gate, drain, and source leads before (a) and after (b) generating the
respective L-models and Pi-models for each NetworkX edge.
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(a)

(b)
Fig. 8. NetworkX graph before and after wire delay model generation.

3.2.4 Creating SPICE Devices
After each trace and bond wire edge in the original network has been extracted out to an
appropriate parasitic model of SPICE objects, and before the network is ready to generate a
SPICE netlist, each NetworkX device node must be given an appropriate SPICE object. Because
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each NetworkX node was copied from the original parasitic network graph, each device node
already contains a device object that holds necessary information about the device including a
Verilog-A file that models the electrical characteristics and behaviors for SPICE. To create the
SPICE object for each device, all necessary information must be extracted from this device
object and put in proper SPICE syntax.
Two types of devices were accommodated in this thesis work, diodes and MOSFETS,
although functionality could easily be added for a number of other devices such as BJTs and
passive components. The algorithms below detail the creation of SPICE objects for each device
in the module.

Create a dictionary to hold all Verilog-A files (“device_models_dict”)
FOR EACH device IN NetworkX graph:
Extract the type of device technology from device object
IF (device_technology IS IN device_models_dict) THEN
device_model = previously stored technology in dictionary
ELSE
Extract Verilog-A file from device object
Search Verilog-A file for module name to be used in netlist
Add device_technology to device_model_dict
ENDIF
Extract device type from device object
IF device_type IS MOSFET THEN
Create_MOSFET(device)
ELSE IF device_type IS Diode THEN
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Create_Diode(device)
ELSE
RAISE error
ENDIF
ENDFOR

To create a MOSFET SPICE object:

FUNCTION Create_MOSFET(device)
Get list of edges connected to device node (“connected_edges”)
Create three empty lists to hold edges that connect to ...
the MOSFET’s drain, gate, and source
FOR EACH edge IN connected_edges:
IF edge IS a trace THEN
Add edge to drain_list
ELSE IF edge IS a signal bond wire THEN
Add edge to gate_list
ELSE IF edge IS a power bond wire THEN
Add edge to source_list
ENDIF
ENDFOR
COMMENT

It is possible for a device to be touching multiple
trace edges if, for instance, the device is sitting
somewhere in the middle of the trace and the trace
extends on to other parts of the module. This being the
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case, it is necessary to check that every edge in
connected_edges is connected to the appropriate device
terminal without leaving any stray edges.
FOR EACH terminal_list: (drain, gate, and source list)
IF number of edges in terminal_list = 0 THEN
RAISE error
ELSE IF number of edges in terminal_list > 1 THEN
FOR EACH edge IN terminal_list except the first one:
Create a NetworkX node and attach a SPICE ...
electrical short component object that ...
shorts the SPICE connection node of ...
this edge to the SPICE connection node ...
of the first edge in terminal_list
Connect everything with NetworkX edges
ENDFOR
ENDIF
ENDFOR
Connect SPICE MOSFET object to NetworkX device node
END FUNCTION

The Create_Diode() algorithm follows closely to the Create_MOSFET() algorithm
except that diodes have anode and cathode terminals in place of the drain, gate, and source of the
MOSFET. Once all devices have a SPICE object, the NetworkX graph is complete and ready to
be exported to a SPICE netlist as discussed in the next section.
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3.3 Writing SPICE Subcircuit Netlist from NetworkX Graph
The final output of this thesis code is a SPICE subcircuit netlist that can be included with
a SPICE main circuit netlist and used for testing the performance of different power module
layouts of varying parasitics. Up to this point, the presented algorithms create a NetworkX
network that holds each SPICE component, device, and connection node that will be needed for
the subcircuit netlist.
However, before the network can be translated into a netlist, every NetworkX node must
be put through one more transformation to ensure that SPICE can properly interpret component
and node identifiers in the circuit. The naming convention conceived in Section 3.2.2 works well
for flexibly adding nodes to the NetworkX graph; however, it does not translate directly to all
versions of SPICE. Some versions of SPICE, particularly older versions, require connection
nodes be numbered 1-9999 and component names be less than seven characters long. Although
this is not a requirement for HSpice, it does keep the netlist output cleaner and easier to read and
debug. For this reason each node name is mapped to a naming system compatible with these
restrictions.
To do this, two simple python dictionaries are created that hold a key for every name of
each NetworkX node and then map that key to a unique SPICE name or node. At the beginning
of the code, two counters are initiated, one for each dictionary, that count up linearly from 1 to
9999 or 9999999 for connection nodes or component names respectively each time a new key is
added to the respective dictionary.
Two functions are then implemented that manage these dictionaries and map each
NetworkX node name into the corresponding SPICE connection node or component name. The
basic structure of these two functions is:
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FUNCTION map_to_SPICE(node):
IF node IS NOT already in dictionary THEN
Add node to dictionary as key with a value of counter
Increment counter
IF counter > SPICE max value THEN
RAISE error
ENDIF
ENDIF
RETURN dictionary value of node
ENDFUNCTION

Now that the NetworkX graph is fully populated with SPICE compatible objects, the
netlist can be generated:

FOR EACH model IN device_models_dict:
Write Verilgog-A model to local directory
ENDFOR
Create empty string for list of subcircuit terminals (“ckt_terminals”)
FOR EACH lead node IN NetworkX graph:
Add lead name to ckt_terminals
ENDFOR
Open netlist file
Write “.SUBCKT [module name] [ckt_terminals]”
FOR EACH node IN NetworkX graph:
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IF node has a SPICE object THEN
Write SPICE component string to netlist file
ENDIF
ENDFOR
Write “.ENDS [module name]”
Close netlist file
Save image of layout with leads labeled their respective SPICE node

Now the power module subcircuit is successfully written to the local directory and can be
connected to sources, loads, and other circuits. Appendix A has a sample output of the subcircuit
for the half bridge power module layout in Fig. 17. The next section will look at a resulting
HSpice simulation of a module and compare it with ideal and non-ideal versions.

4. SIMULATION RESULTS
To demonstrate the importance of electrical parasitic reduction in power modules, three
HSpice simulated full-bridge switching configurations are implemented and discussed in this
section. First, an ideal full-bridge circuit is simulated with no parasitics. Then large inductive
parasitics are included in the circuit and the effect is discussed. Finally, a half-bridge layout
solution from PowerSynth is exported to a SPICE subcircuit and used to configure a similar fullbridge system which is simulated and compared with the previous two simulations.
All three simulations have the same inputs of 600 V across the power terminals, -2 V
across one switching position, and a step voltage from -2 V to +20 V across the second switching
position. All three simulations also drive the same load of a 100 Ω resistor in series with a 12 nH
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inductor, see Fig. 9 below. The transient response of a single switch is recorded in the time frame
of 1 µs.

Fig. 9. Basic full-bridge single switch schematic.

4.1 Ideal Full-Bridge
In the ideal configuration, no parasitics are attached to the MOSFETs except for small 5
Ω gate resistors to drive the gates. The ideal gate charge characteristic of the full-bridge
MOSFETs is seen below in Fig. 10. The gate voltage cleanly ramps up to 20 V over a period of
around 50 ns with the exception of a small dip caused by a natural artifact in MOSFETs called
the Miller plateau.
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Fig. 10. Ideal full-bridge gate voltage switching characteristic.

Figs. 11 and 12 show the output voltage and current responses, respectively. Both responses
show a very clean step with no visible disturbances.

Fig. 11. Ideal full-bridge output voltage switching characteristic.
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Fig. 12. Ideal full-bridge output current switching characteristic.

4.2 Full-Bridge with Large Parasitics
Inductive parasitics were added to the ideal configuration with values from [2] and
displayed below in Fig. 13. This similates a full-bridge circuit with discrete power devices.

Rd: 500 mΩ
Rg: 5 Ω
Lboost: 300 nH

Lg1: 10.43 nH
Lg2: 5 nH

Fig. 13. High parasitic full-bridge setup.
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Figs. 14, 15, and 16 below show the resulting waveforms from the transient analysis.
When the full-bridge is switched on, the inductive parasitics created a large voltage spike in the
gate voltage of over 50% of the desired 20 V. This can be extremely harmful to electronic
components driving a power configuration such as this.

Fig. 14. High parasitic full-bridge gate voltage switching characteristic.

Figs. 15 and 16 show an overshoot voltage and current output of approximately 67%.
This not only causes switching losses in the system, but can also be harmful to the MOSFETs
themselves by pushing them past their safe operating limits [2], [3]. Both waveforms also show a
ringing effect at approximately 12 MHz which causes extra stress on the MOSFETs and
increased electromagnetic interference (EMI) [2], [3].
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Fig. 15. High parasitic full-bridge output voltage switching characteristic.

Fig. 16. High parasitic full-bridge output current switching characteristic.

4.3 Two Exported Half-Bridge Modules configured as Full-Bridge
A half-bridge power module design was then generated using the PowerSynth
optimization tool and chosen for its low loop inductance and loop resistance. The layout, as
shown below in Fig. 17, was exported to a SPICE subcircuit netlist, appended in Appendix A.1,
using the code from this thesis work. See Fig. 3 for a similar layout with identifying labels.
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Fig. 17. PowerSynth half-bridge module layout.

Two instances of the half-bridge module were combined to create a full-bridge
configuration similar to the two setups above. The same inputs and load were attached to this
full-bridge configuration, and the transient response was simulated using HSpice.
Figs. 18, 19, and 20 below show the resulting waveforms from the transient analysis. The
parasitics in the modules created a deeper crevasse at the Miller plateau and a small overshoot
voltage of approximately 11% in the gate voltage. This is greatly reduced from the 50% in the
previous configuration with high parasitics.
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Fig. 18. PowerSynth module gate voltage switching characteristic.

The output characteristics of this configuration, shown below in Figs. 19 and 20, also
show reduced parasitic effects. There is no longer ringing in the output, and the overshoot
voltage is roughly 2% which is a large reduction from the 67% in the previous configuration.
This greatly reduces switching losses and keeps the MOSFETs well within their safe operating
range.
This configuration has much lower parasitic inductance, but it also has a visibly higher
parasitic resistance. This is seen in the steady state of the output. The output steady state value in
both the output voltage and output current was about 12% lower than the ideal outputs of 600 V
and 6 A, respectively.
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Fig. 19. PowerSynth module output voltage switching characteristic.

Fig. 20. PowerSynth module output current switching characteristic.
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5. CONCLUSIONS AND FUTURE RESEARCH
This thesis work successfully produced a methodology of exporting MCPM power
designs from the layout synthesis tool, PowerSynth, to a SPICE format that allows circuit
simulations with appropriate electrical parasitics. Future research based on this work could
incorporate a thermal model with the electrical parasitics to allow for electrothermal simulations
of layout designs. This would give MCPM designers a better understanding of both the electrical
and thermal dynamics of their design as temperatures change within the module.
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APPENDIX A. HALF-BRIDGE POWER MODULE NETLIST
A.1 Half-Bridge Subcircuit
.include powerMOS.inc
.SUBCKT Module_1 0111 0104 0081 0059 0069 0004
*** Module_1 Components ***
R0000031 0021 0022 0.000146564320946
C0000092 0056 0004 3.49414628172e-12
C0000093 0058 0004 3.49414628172e-12
R0000034 0021 0024 0.000172331639642
R0000004 0001 0005 0.000703373411142
C0000094 0061 0004 6.03255616324e-13
R0000001 0001 0002 0.000103043405556
C0000077 0038 0004 1.45903921309e-11
C0000078 0040 0004 1.45903921309e-11
R0000016 0008 0013 0.000230288819414
L0000046 0031 0032 9.19712654176e-10
C0000099 0063 0004 5e-19
R0000022 0010 0016 0.000164135466372
C0000002 0001 0004 4.16838156423e-12
C0000003 0003 0004 4.16838156423e-12
L0000124 0088 0089 1.08695082893e-09
C0000125 0087 0004 2.97281841806e-12
C0000035 0021 0004 9.58023340858e-13
C0000036 0025 0004 9.58023340858e-13
C0000050 0023 0004 3.3245946077e-12
C0000051 0030 0004 3.3245946077e-12
C0000033 0023 0004 9.5454527114e-13
C0000032 0021 0004 9.5454527114e-13
C0000083 0045 0004 9.58023340858e-13
C0000084 0047 0004 9.58023340858e-13
R0000133 0093 0094 0.00114053944667
C0000054 0035 0004 2.5443228972e-12
C0000053 0023 0004 2.5443228972e-12
C0000006 0006 0004 4.3116490658e-12
C0000005 0001 0004 4.3116490658e-12
C0000014 0008 0004 5e-19
C0000015 0012 0004 5e-19
L0000070 0044 0045 1.26302681909e-09
L0000067 0043 0038 9.97418349041e-10
C0000047 0027 0004 4.12014016453e-12
R0000151 0104 0105 8.2469973385e-05
C0000149 0101 0004 3.49414628172e-12
R0000094 0059 0060 0.000133260224193
R0000155 0106 0108 0.000107534067016
C0000150 0103 0004 3.49414628172e-12
R0000028 0014 0019 1e-05
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C0000086
C0000087
C0000059
L0000139
C0000164
C0000163
C0000041
C0000042
L0000043
C0000138
C0000140
L0000016
C0000115
C0000116
C0000100
L0000037
C0000119
C0000120
L0000013
C0000161
L0000145
L0000088
C0000154
R0000139
C0000065
L0000136
C0000097
C0000096
L0000019
L0000076
L0000073
L0000010
L0000007
R0000127
R0000049
R0000052
L0000105
R0000158
C0000011
C0000012
L0000095
C0000009
C0000008
C0000039
R0000098
C0000038
R0000108
C0000056
C0000057
R0000064
L0000055
L0000058

0047
0050
0030
0097
0058
0110
0025
0018
0029
0012
0012
0013
0076
0080
0065
0026
0078
0075
0011
0110
0100
0054
0086
0012
0032
0096
0063
0061
0015
0048
0046
0009
0007
0087
0023
0023
0071
0103
0003
0010
0062
0008
0003
0027
0063
0025
0073
0030
0032
0032
0036
0037

0004
0004
0004
0020
0004
0004
0004
0004
0030
0004
0004
0014
0004
0004
0004
0027
0004
0004
0012
0004
0101
0055
0004
0097
0004
0012
0004
0004
0010
0040
0047
0010
0008
0090
0033
0034
0072
0109
0004
0004
0063
0004
0004
0004
0064
0004
0074
0004
0004
0041
0032
0038

4.27767085506e-12
4.27767085506e-12
1.30175217817e-11
7.72843048187e-09
4.7836937437e-12
4.7836937437e-12
6.46417576849e-12
6.46417576849e-12
9.19712654176e-10
1.60978672791e-12
7.01227508405e-12
5.46395487456e-09
2.69954190784e-12
2.69954190784e-12
5e-19
1.07212030521e-08
1.12324468738e-11
1.12324468738e-11
1e-15
7.39622989302e-12
1.05067484971e-09
5.05560786374e-10
5e-19
0.000498530831414
3.40225328832e-12
9.9022447022e-10
5e-19
5e-19
9.97418349041e-10
6.42798597375e-09
9.19712654176e-10
4.88345635866e-09
4.36029128369e-09
7.64332092274e-05
0.000103043405556
0.000410244769251
5.74913066051e-09
0.000108373842739
1.87621537986e-11
1.87621537986e-11
1e-15
1.49974693304e-11
1.49974693304e-11
4.27767085506e-12
0.0242307863799
4.27767085506e-12
0.000103043405556
1.45903921309e-11
1.45903921309e-11
0.000102201045289
6.42798597375e-09
2.19459207843e-09
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L0000130
C0000060
L0000079
R0000105
C0000147
C0000146
R0000117
R0000088
L0000108
C0000103
C0000102
L0000151
C0000134
C0000135
R0000013
R0000142
L0000127
L0000085
L0000117
L0000028
R0000130
R0000101
R0000104
L0000142
C0000137
C0000129
C0000128
R0000025
C0000106
R0000111
L0000152
L0000155
L0000022
R0000079
C0000018
L0000061
C0000017
L0000082
C0000126
R0000043
L0000111
C0000072
C0000071
C0000068
C0000069
R0000136
L0000001
L0000004
L0000034
R0000095
C0000156
L0000031

0092
0038
0049
0068
0101
0099
0081
0053
0074
0068
0066
0105
0093
0095
0008
0020
0090
0052
0082
0019
0089
0066
0069
0098
0091
0091
0087
0010
0068
0076
0107
0108
0016
0040
0014
0039
0008
0051
0089
0025
0077
0045
0035
0035
0038
0091
0002
0005
0024
0061
0106
0022

0093
0004
0050
0071
0004
0004
0082
0054
0075
0004
0004
0018
0004
0004
0011
0098
0091
0050
0078
0020
0092
0067
0070
0055
0004
0004
0004
0017
0004
0077
0086
0080
0014
0049
0004
0040
0004
0047
0004
0029
0078
0004
0004
0004
0004
0096
0003
0006
0025
0062
0004
0023

1e-15
1.30175217817e-11
9.19712654176e-10
0.0242307863799
3.70327942528e-12
3.70327942528e-12
8.2469973385e-05
7.64332092274e-05
9.97418349041e-10
5e-19
5e-19
5.94537077719e-10
5e-19
5e-19
1e-05
0.000107099467942
5.05560786374e-10
1.07212030521e-08
5.94537077719e-10
1e-15
1e-05
1e-05
0.000157712644442
9.9022447022e-10
1.60978672791e-12
1.28601924049e-12
1.28601924049e-12
0.000106611732785
5e-19
0.000154743948413
1e-15
1.16270284489e-09
4.36029128369e-09
0.000100076780458
1.50269385324e-11
2.29026903924e-09
1.50269385324e-11
1.50912640659e-09
2.97281841806e-12
0.000100076780458
3.35702331643e-09
9.5454527114e-13
9.5454527114e-13
3.3245946077e-12
3.3245946077e-12
0.000107099467942
9.97418349041e-10
9.39327835031e-09
1.50912640659e-09
1e-05
3.20626230294e-12
1.26302681909e-09
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R0000148
R0000124
R0000046
C0000029
C0000030
C0000151
C0000131
C0000132
C0000081
C0000080
R0000085
R0000058
R0000055
C0000045
C0000044
R0000070
R0000067
L0000158
L0000025
C0000157
C0000153
C0000026
C0000027
R0000118
L0000133
R0000145
L0000091
C0000113
C0000112
C0000023
C0000024
C0000160
C0000159
L0000161
L0000162
L0000118
C0000141
C0000110
C0000109
R0000037
L0000148
C0000090
C0000089
R0000007
R0000010
R0000061
L0000114
C0000117
C0000021
C0000020
R0000019
X0000165

0101
0087
0027
0014
0020
0018
0089
0093
0050
0040
0047
0030
0030
0030
0025
0035
0035
0109
0017
0080
0106
0010
0018
0078
0094
0099
0057
0078
0076
0010
0014
0110
0103
0112
0113
0083
0020
0075
0073
0025
0102
0055
0053
0003
0003
0032
0079
0078
0010
0006
0006
0099

0102
0088
0031
0004
0004
0004
0004
0004
0004
0004
0052
0037
0036
0004
0004
0044
0043
0110
0018
0004
0004
0004
0004
0083
0095
0100
0058
0004
0004
0004
0004
0004
0004
0110
0058
0075
0004
0004
0004
0026
0103
0004
0004
0007
0009
0039
0080
0004
0004
0004
0015
0065

0.000103043405556
0.000105792129523
0.000100076780458
5e-19
5e-19
7.39622989302e-12
5e-19
5e-19
4.12014016453e-12
4.12014016453e-12
0.000811621412873
7.11467340129e-05
0.000293325852033
4.97276253316e-12
4.97276253316e-12
0.000146564320946
0.000103043405556
1.21218681024e-09
1.58847954755e-09
3.20626230294e-12
5e-19
6.46417576849e-12
6.46417576849e-12
0.000154743948413
1.63871069083e-09
0.000104766888669
9.97418349041e-10
1.12324468738e-11
1.12324468738e-11
1.49974693304e-11
1.49974693304e-11
4.7836937437e-12
4.7836937437e-12
5.94537077719e-10
1.21218681024e-09
3.35702331643e-09
7.01227508405e-12
2.69954190784e-12
2.69954190784e-12
0.000811621412873
9.97418349041e-10
1.28601924049e-12
1.28601924049e-12
0.000164135466372
0.000140414340968
8.9124308784e-05
9.97418349041e-10
7.39622989302e-12
4.16838156423e-12
4.16838156423e-12
0.000103043405556
0095 powerMOSVA
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X0000166
C0000074
R0000082
C0000104
C0000063
C0000062
L0000040
R0000073
R0000076
C0000048
L0000101
L0000104
L0000052
L0000049
C0000123
C0000122
R0000040
C0000107
L0000094
R0000114
R0000152
L0000098
R0000161
R0000162
L0000064
L0000121
R0000121
R0000091
C0000143
C0000144
C0000075
C0000066

0042
0038
0045
0066
0040
0032
0028
0038
0038
0032
0067
0070
0034
0033
0086
0084
0025
0072
0060
0076
0106
0064
0111
0110
0041
0085
0084
0056
0020
0055
0047
0042

0072
0004
0051
0004
0004
0004
0018
0046
0048
0004
0068
0066
0035
0030
0004
0004
0028
0004
0061
0079
0107
0065
0112
0113
0042
0086
0085
0057
0004
0004
0004
0004

0084 powerMOSVA
4.97276253316e-12
0.000172331639642
7.02860916054e-13
1.08012420082e-11
1.08012420082e-11
1.58847954755e-09
0.000100076780458
0.000293325852033
4.12014016453e-12
1e-15
1.04290072284e-09
4.78731777497e-09
9.97418349041e-10
5e-19
5e-19
0.000106611732785
5e-19
8.41352330884e-10
0.000103043405556
1e-05
5.74913066051e-09
8.2469973385e-05
0.000108373842739
9.73893849407e-10
1.63871069083e-09
0.00114053944667
0.000103043405556
1.60978672791e-12
1.60978672791e-12
4.97276253316e-12
3.40225328832e-12

.ENDS Module_1
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A.2 Application Circuit Netlist
*** H-bridge with Power Modules***
.include "Module_1.inc"
*** Supply Sources ***
Vin Vd1 0 DC 600
Rd1 Vd1 VDD 5
Vin2 Vd2 0 DC 600
Rd2 Vd2 VDD2 5
*** Gate Sources ***
Vtst VA VO_1 PULSE(-2 20 0.2u 50n 2n 60u 110u)
Voff VB 0 DC -2
Vtst2 VAA 0 PULSE(-2 20 0.2u 50n 2n 60u 110u)
Voff2 VBB VO_2 DC -2
Ra VA VPWMA 5
Rb VB VPWMB 5
Raa VAA VPWMA_2 5
Rbb VBB VPWMB_2 5
*** Power Modules ***
Xpm_1 VDD VO_1 0 VPWMA VPWMB 0 Module_1
Xpm_2 VDD2 VO_2 0 VPWMB_2 VPWMA_2 0 Module_1
*** Load ***
RL VO_1 mid 100
LL mid VO_2 12n
*** Analysis Requests ***
.tran 0.0001e-6 1e-6
*** Output Requests ***
.print TRAN V(VPWMA,VO_1) V(VO_1,VO_2) I(RL)
.END
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